Payload Controller - NanoAvionics
Contact
Payload Controller

Payload Controller

The payload controller is a subsystem dedicated to the interface between the payloads and NanoAvionics CubeSat and Microsatellite buses. It has a number of different interfaces for payload connection and can buffer data from payloads. It also controls the S-band transmitter or transceiver to transmit the buffered data to Ground Station.

1
2
3
4
5
6
Drag to sides
Request information

The payload controller is a subsystem dedicated to the interface between the payloads and NanoAvionics CubeSat and Microsatellite buses. It has a number of different interfaces for payload connection and can buffer data from payloads. It also controls the S-band transmitter or transceiver to transmit the buffered data to Ground Station.

  • Payload Controller 2.0

    Features:

    • Maximum frequency 866 MHz.
    • 74K Programmable Logic Cells.
    • 256 KB on-chip RAM (processor) and 36 Kb block RAM (programmable logic).
    • 32 MB of external NOR-FLASH for Boot (2× 16 MB chips, QSPI).
    • 3 × 512KB of FRAM (SPI) for frequently changing data storage.
    • 2 × 512MB of RAM (DDR3).
    • Integrated RTC.
    • microSD NAND Memory support (up to 4× microSD).
    • PetaLinux operating system.
    • In-Orbit firmware update.
    • Firmware Power-on-check and Restore.
    • RFS – Redundant Record-based File System.
    • CSP Support.
    • Self-Diagnostics.
    • Dynamic CPU Frequency Control.
    • User-friendly Console.

    Payload Interfaces

    • 1x Ethernet (with integrated magnetics).
    • 2x CAN Interfaces.
    • 4x RS422/UART.
    • 2x SPI.
    • 1x UART (Debug).
    • 2x I2C.
    • 1x USB 2.0.
    • Up to 34 x LVDS, GTP, GPIO
    • SpaceWire Interface.
  • Payload Controller 1.5

    Features: 

    • Clock speed up to 400 MHz (configurable), 200 MHz typical 
    • 1 MB of internal RAM 
    • 2 MB of internal FLASH memory 
    • 512 kB of FMC-connected FRAM memory 
    • 4 MB FMC-connected SRAM 
    • 256 MB of external NOR-FLASH for data storage (2 x two die (64 MB each) chips, QSPI) 
    • 2×512 kB of FRAM (SPI) for frequently changing data storage 
    • Integrated TRC 
    • Parallel NAND memory or microSD NAND Memory support (up to 4× microSD).
    • Three On-Board PWM Controlled H-Bridges 
    • PWM Outputs 
    • FreeRTOS 
    • In-Orbit firmware update 
    • Firmware Power-on-check and Restore 
    • RFS – Redundant Record-based File System 
    • CSP Support 
    • Self-Diagnostics 
    • Dynamic CPU Frequency Control 
    • User-friendly Console 

    Payload Intefaces: 

    • 100BASE-TX Ethernet Port (with integrated magnetics) 
    • CAN Interface 
    • 2 x RS422 (on request interchangeable with 2 x RS485) 
    • 3 x buffered SPI 
    • 2 x buffered USART/UART 
    • 2 x I2C 
At NanoAvionics we are always looking for talented people to join our professional team. Sounds like you?
See open positions